Unverified50% confidenceEventExact time
PR #642 fixes the ARM64 2B batched step size memory overwrite, FFN activation alignment (SiLU vs ReLU²), and tokenizer inference defects.
1
Sources
50%
Confidence
Medium-term (~90 days)
Relevance
10/13/2026
First Seen
Valid until: 1/11/2027
Sources
Related Entities
Related Claims
UnverifiedBecause Linux natively supports ARM64, native ARM64 application performance on Snapdragon X2 will not be degraded by translation overhead once the drivers are in place.63% similarUnverifiedThe Singularity ref2va int8 checkpoint is used to reduce VRAM usage through int8 quantization.61% similarUnverifiedThe reap576_iq2xxs (478GB) version successfully resolved SWE-Lancer tasks 14294, 15815_1, and 15925.60% similarUnverifiedThe commit hash corresponding to the core fix is 72d9e05.58% similarUnverifiedx86-64 处理器提供 MUL 指令可将两个64位整数相乘产生128位结果，在GCC和Clang中通过 __uint128_t 类型暴露；ARM AArch64 提供 UMULH 指令获取乘法的高64位结果58% similar
Cite This Claim
Stable URI
https://kongchang.com/claim/1018709API
curl https://kongchang.com/api/v1/knowledge/claims/1018709MCP
get_claim(id=1018709)