Unverified50% confidenceFactExact time
At the Shanghai Jiao Tong University Wuxi Photonic Chip Research Institute, China's first photonic chip pilot line has been completed, forming a "design—manufacturing—testing—feedback—re-iteration" wafer-level process loop and shortening the chip iteration cycle to 2 to 3 weeks.
1
Sources
50%
Confidence
Medium-term (~90 days)
Relevance
10/19/2026
First Seen
Valid until: 1/17/2027
Sources
Related Entities
Related Claims
UnverifiedDue to chip export controls, most Chinese models are still being trained on chips that are three to five years behind technologically.69% similarUnverified美国对华芯片管制客观上刺激了中国自主芯片研发的加速推进，华为昇腾系列芯片、寒武纪等国产AI芯片研发明显提速69% similarUnverifiedModern chips on advanced process nodes may contain tens of billions of transistors, and the design flow involves dozens of stages such as architecture exploration, logic synthesis, placement and routing, timing closure, and physical verification.68% similarUnverifiedTraditional chip design unfolds on a two-dimensional plane, requiring data to travel a relatively long path; the Kirin 9050 Pro designs multiple dies cooperatively as a single complete chip, laying them out in layers according to logical relationships and connecting layer to layer with dense vertical interconnects.65% similarUnverifiedThis is the first time a leading Chinese large model company has fully open-sourced the complete underlying software stack for production-grade training on domestic chips.65% similar
Cite This Claim
Stable URI
https://kongchang.com/claim/1067438API
curl https://kongchang.com/api/v1/knowledge/claims/1067438MCP
get_claim(id=1067438)