Expired60% confidenceFactExact time
DDR6 is expected to reach a maximum bandwidth of approximately 256GB/s (single channel), while the DDR5 bus width is only 64 bits.
2
Sources
60%
Confidence
Medium-term (~90 days)
Relevance
7/14/2026
First Seen
Valid until: 10/12/2026(expired)
Sources
苹果M7 Ultra芯片曝光：1.5TB统一内存能否重塑本地AI推理格局
Related Claims
VerifiedDDR5-4800 memory has a single-channel bandwidth of approximately 38.4 GB/s and dual-channel approximately 76.8 GB/s, with dual-channel theoretically doubling the memory bandwidth compared to single-channel.84% similarVerifiedThe typical bandwidth of DDR5 memory ranges from 50 to 80 GB/s83% similarUnverifiedThe current maximum capacity of a single HBM3e stack is approximately 36 GB, the DDR5 bus width is only 64 bits, whereas HBM can reach 4096 bits.82% similarUnverifiedNVIDIA H100搭载的HBM3提供约3.35TB/s内存带宽，而DDR6预计单通道最高带宽约256GB/s81% similarUnverifiedThe M4 Max chip has a memory bandwidth of up to 546 GB/s, more than 4 times the memory bandwidth of mainstream DDR5 system memory.80% similar
Cite This Claim
Stable URI
https://kongchang.com/claim/507768API
curl https://kongchang.com/api/v1/knowledge/claims/507768MCP
get_claim(id=507768)