On Skylake, the latency of single-precision floating-point division DIVSS is 11 cycles, double-precision DIVSD is 13–14 cycles, and the reciprocal throughput is approximately 3–5 cycles.