In chip architecture design, throughput and latency are typically a pair of metrics that require trade-offs.