Conceptblocking assignment
Blocking Assignment
A blocking assignment is an assignment form in Verilog that uses `=` and executes immediately within a sequential block. It is commonly used for combinational logic. Misuse in sequential logic can cause inconsistency between simulation and synthesis.
Timeline (last 90 days)
Oct 14
In Verilog, blocking assignments (=) execute immediately in the order written within a sequential block, similar to variable assignment in software; non-blocking assignments (<=) are updated uniformly at the end of the time step and are used to describe flip-flop behavior in sequential logic; misusing blocking assignments in an always @(posedge clk) block causes simulation results to be inconsistent with the behavior of the synthesized hardware.
Unverified50%