[KongchangAI]
Conceptmetastability

Metastability

Metastability is a hazard in clock domain crossing design. It refers to the uncertain state of a flip-flop output when it transitions within the setup/hold window. It can be addressed using a two-flip-flop synchronizer, a handshake protocol, or an asynchronous FIFO.

Timeline (last 90 days)

Oct 14

Metastability is one of the most dangerous hazards in cross-clock-domain design; when an asynchronous signal transition occurs within a flip-flop's setup/hold window, the flip-flop output may be in an indeterminate state and propagate randomly, and the standard solution is to use a two-flip-flop synchronizer, while for multi-bit signals a handshake protocol or asynchronous FIFO is needed.

Unverified50%

All Facts (1)

Unverified

Metastability is one of the most dangerous hazards in cross-clock-domain design; when an asynchronous signal transition occurs within a flip-flop's setup/hold window, the flip-flop output may be in an indeterminate state and propagate randomly, and the standard solution is to use a two-flip-flop synchronizer, while for multi-bit signals a handshake protocol or asynchronous FIFO is needed.

50%

Source Articles

Can AI Write Verilog? A Real-World Test by an FPGA DeveloperOct 14