Unverified50% confidenceFactExact time
Only Blackwell's fifth-generation Tensor Cores provide FP4 matrix multiplication instructions.
1
Sources
50%
Confidence
Medium-term (~90 days)
Relevance
10/15/2026
First Seen
Valid until: 1/13/2027
Sources
Related Entities
Related Claims
UnverifiedThe Blackwell architecture introduces fifth-generation Tensor Cores with native support for FP4×FP4 matrix multiply-accumulate operations, using FP32 or FP16 precision for the accumulator.75% similarVerifiedNVIDIA designed a dedicated Tensor Core instruction mma.kind::mxf4 for NVFP4 in the Blackwell architecture (SM 100/103, such as the B100 and B200 series), and adopted an FP8 scaling factor mechanism with one scale per group of 16 elements.75% similarUnverifiedNVFP4在NVIDIA Blackwell架构的Tensor Core中获得了原生硬件支持，无需额外的反量化计算开销73% similarUnverifiedBlackwell is NVIDIA's next-generation microarchitecture following Hopper and Ada Lovelace, introducing fifth-generation Tensor Cores to improve FP4/FP6 inference efficiency.70% similarUnverifiedFP8 is a low-precision computing format natively supported by the Blackwell architecture, including two variants—E4M3 and E5M2—and the Tensor Core's FP8 compute throughput is twice that of FP16.69% similar
Cite This Claim
Stable URI
https://kongchang.com/claim/1032582API
curl https://kongchang.com/api/v1/knowledge/claims/1032582MCP
get_claim(id=1032582)