Unverified50% confidenceFactExact time
RISC-V is an open-source instruction set architecture with a modular design, and its base integer instruction sets RV32I/RV64I contain only about 40 instructions.
1
Sources
50%
Confidence
Long-term
Relevance
10/29/2026
First Seen
Sources
Related Entities
Related Claims
UnverifiedRISC-V was released by the University of California, Berkeley around 2010, and is an open instruction set architecture (ISA) specification rather than a complete chip implementation.77% similarUnverifiedSince version 5.10, the Linux kernel has listed the RISC-V architecture as a Tier 1 supported platform.66% similarVerifiedThe traditional ESP32 uses the Xtensa architecture, while the ESP32C3 uses the open-source RISC-V instruction set.66% similarUnverifiedThe RISC-V ecosystem rapidly accumulated a usable software library in its early days by porting GCC and LLVM.60% similar
Cite This Claim
Stable URI
https://kongchang.com/claim/1110318API
curl https://kongchang.com/api/v1/knowledge/claims/1110318MCP
get_claim(id=1110318)