RISC-V
An open-source Reduced Instruction Set Computer (RISC) instruction set architecture characterized by modularity and extensibility. It is widely adopted in embedded systems, chip design, and academic research, enabling designers to implement custom processor configurations without licensing fees.
Core Facts
Timeline (last 90 days)
Firmware reverse engineering is the most difficult, because it targets multiple architectures such as ARM, MIPS, and RISC-V, usually has its symbol table stripped, and may also be compressed or encrypted.
RISC-V was released by the University of California, Berkeley around 2010, and is an open instruction set architecture (ISA) specification rather than a complete chip implementation.
The RISC-V ecosystem rapidly accumulated a usable software library in its early days by porting GCC and LLVM.
SoCs based on open instruction set architectures such as RISC-V are developing, and openness at the chip design level is improving.
Architectures such as x86 and ARM are subject to patent and licensing restrictions, unlike the fully open nature of RISC-V.
A space-themed game has a built-in RISC-V emulator capable of running a complete Linux system within the game.
RISC-V uses a modular design, and its base integer instruction set (RV32I/RV64I) contains only approximately 40 instructions.
Developers can add extension modules such as multiplication/division, floating-point, and compressed instructions on top of the RISC-V base integer instruction set as needed.
The educational project mini-rv32ima implements a RISC-V emulator capable of running Linux in a single C header file.
Since version 5.10, the Linux kernel has listed the RISC-V architecture as a Tier 1 supported platform.
7 more timeline events
All Facts (20)
The traditional ESP32 uses the Xtensa architecture, while the ESP32C3 uses the open-source RISC-V instruction set.
65%VerifiedThe current mainstream instruction set architectures include x86/x86-64 (Intel/AMD), ARM, RISC-V, MIPS, and PowerPC.
65%UnverifiedRISC-V is an open-source architecture that is rapidly rising in the embedded and edge computing fields.
60%UnverifiedFirmware reverse engineering is the most difficult, because it targets multiple architectures such as ARM, MIPS, and RISC-V, usually has its symbol table stripped, and may also be compressed or encrypted.
50%UnverifiedRISC-V was released by the University of California, Berkeley around 2010, and is an open instruction set architecture (ISA) specification rather than a complete chip implementation.
50%UnverifiedThe RISC-V ecosystem rapidly accumulated a usable software library in its early days by porting GCC and LLVM.
50%UnverifiedSoCs based on open instruction set architectures such as RISC-V are developing, and openness at the chip design level is improving.
50%UnverifiedSince version 5.10, the Linux kernel has listed the RISC-V architecture as a Tier 1 supported platform.
50%UnverifiedRISC-V uses a modular design, and its base integer instruction set (RV32I/RV64I) contains only approximately 40 instructions.
50%UnverifiedDevelopers can add extension modules such as multiplication/division, floating-point, and compressed instructions on top of the RISC-V base integer instruction set as needed.
50%UnverifiedThe educational project mini-rv32ima implements a RISC-V emulator capable of running Linux in a single C header file.
50%UnverifiedA space-themed game has a built-in RISC-V emulator capable of running a complete Linux system within the game.
50%UnverifiedArchitectures such as x86 and ARM are subject to patent and licensing restrictions, unlike the fully open nature of RISC-V.
50%UnverifiedAllwinner's F1C100s, some RISC-V chips from WCH (沁恒), and OpenWrt router chips have all previously occupied the middle ground between MCUs and single-board computers.
50%UnverifiedEmbedded systems engineers need to master C/C++, microcontrollers (such as ARM Cortex-M and RISC-V), and communication protocols including I2C, SPI, and UART
50%UnverifiedRISC-V is an open-source instruction set architecture project initiated in the 2010s by a team led by Berkeley professor Krste Asanović and Turing Award laureate David Patterson.
50%UnverifiedRISC-V is an open standard instruction set architecture based on reduced instruction set principles, initiated by the University of California, Berkeley in 2010, with the instruction set specification fully open-source and free to use.
50%UnverifiedThe ESP32-C6 is a low-power IoT chip launched by Espressif based on the RISC-V architecture, supporting both Wi-Fi 6 and Bluetooth 5 LE wireless protocols, and integrating the IEEE 802.15.4 protocol stack.
50%UnverifiedRISC-V is an open-source instruction set architecture not subject to commercial company patent licensing restrictions, allowing any enterprise to freely design chips based on this instruction set.
50%Unverified芯动科技 has launched a domestically produced RISC-V Gigabit Ethernet chip supporting USB 3.2 with a transfer rate of 5,000 Mbps; shipments surpassed one million units within three months, with the entire process completed domestically.
50%