Memory training finds the optimal signal timing window by automatically adjusting dozens of parameters such as DQS delay, drive strength, and termination resistance at boot time, with training results typically cached in SPI Flash or CMOS; if a new version of AGESA changes the training algorithm or parameter range, it may cause certain memory modules to fail training and subsequently trigger boot failures.