Modern CPU pipelines typically have 15–20 stages of depth, and a single pipeline flush caused by a branch misprediction can waste 10–20 clock cycles.