The wafer-scale engine enables all inter-core communication to be completed entirely on-chip, with memory bandwidth reaching tens of TB/s, far exceeding the cross-node bandwidth of GPU clusters.