Unverified60% confidenceFactExact time
The HBM evolution path from HBM1 (128GB/s) through HBM2 (256GB/s), HBM2e (460GB/s), to HBM3e (1.2TB/s per stack) represents a bandwidth density improvement of more than 9x.
2
Sources
60%
Confidence
Long-term
Relevance
7/10/2026
First Seen
Sources
Related Claims
UnverifiedHBM has an extremely wide physical bus width (up to 1024 bits or higher), enabling it to deliver far greater memory bandwidth than GDDR at lower frequencies77% similarVerifiedHBM3e single-stack bandwidth can reach 1.2 TB/s, which is 4–9 times the bandwidth of conventional GDDR6.76% similarUnverifiedThe current maximum capacity of a single HBM3e stack is approximately 36 GB, the DDR5 bus width is only 64 bits, whereas HBM can reach 4096 bits.76% similarUnverifiedHBM4 increases the bottom interface bus width from the 1024-bit of HBM3E to 2048-bit.76% similarUnverifiedGPU HBM bandwidth is typically on the order of 2–3 TB/s (3.35 TB/s for H100), while the effective bandwidth of Host DRAM connected via PCIe 5.0 is only about 64 GB/s—a difference of nearly 50x.74% similar
Cite This Claim
Stable URI
https://kongchang.com/claim/411929API
curl https://kongchang.com/api/v1/knowledge/claims/411929MCP
get_claim(id=411929)