Unverified50% confidenceFactExact time
HBM4 increases the bottom interface bus width from the 1024-bit of HBM3E to 2048-bit.
1
Sources
50%
Confidence
Long-term
Relevance
9/20/2026
First Seen
Sources
Related Entities
Related Claims
UnverifiedThe HBM evolution path from HBM1 (128GB/s) through HBM2 (256GB/s), HBM2e (460GB/s), to HBM3e (1.2TB/s per stack) represents a bandwidth density improvement of more than 9x.76% similarVerifiedHBM3e single-stack bandwidth can reach 1.2 TB/s, which is 4–9 times the bandwidth of conventional GDDR6.75% similarUnverifiedThe HBM interface bus width of NVIDIA's H100 reaches 5120 bits, far exceeding the 384 bits of conventional graphics memory.75% similarVerifiedThe HBM3 memory used by NVIDIA's H100 has a bandwidth of up to 3.35 TB/s.74% similarUnverifiedThe current maximum capacity of a single HBM3e stack is approximately 36 GB, the DDR5 bus width is only 64 bits, whereas HBM can reach 4096 bits.74% similar
Cite This Claim
Stable URI
https://kongchang.com/claim/937338API
curl https://kongchang.com/api/v1/knowledge/claims/937338MCP
get_claim(id=937338)